



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/701,261	11/03/2003	Jui-Feng Ko	JCLA7806	6081
23900	7590	01/04/2007	EXAMINER	
J C PATENTS, INC. 4 VENTURE, SUITE 250 IRVINE, CA 92618			SHERMAN, STEPHEN G	
			ART UNIT	PAPER NUMBER
			2629	
SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE	
3 MONTHS		01/04/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No.	Applicant(s)
	10/701,261	KO ET AL.
	Examiner Stephen G. Sherman	Art Unit 2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 08 December 2006.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1 and 3-7 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1 and 3-7 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 03 November 2003 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date _____	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 6 November 2006 has been entered. Claims 1 and 3-7 are pending. Claim 2 has been cancelled.

Response to Arguments

2. Applicant's arguments with respect to claims 1 and 3-7 have been considered but are moot in view of the new ground(s) of rejection.

Claim Objections

3. Claim 5 is objected to because of the following informalities:
Claim 5 recites the limitation of "a second input terminal for receiving an algorithm from an external *bu*." The examiner assume for examination purposes that

the claim should recite of "a second input terminal for receiving an algorithm from an external **bus**.". Appropriate correction is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1 and 3-7 are rejected under 35 U.S.C. 102(e) as being anticipated by Jennings (US 6,697,416).

Regarding claim 1, Jennings discloses a control chip built inside an integrated circuit for reducing electromagnetic interference (Figure 3 is a block diagram of a SSCG as explained in column 5, lines 46-49.), wherein

the control chip is able to spread out the frequency of an electromagnetic interference signal according to an algorithm (Figure 3 shows that the MODULATOR (M) 20 receives a FREQUENCY MODULATION CONTROL word which programs a frequency, which contributes to the output from the MODULATOR 20 to produce an unfiltered spread spectrum clock and eventually the output SPREAD SPECTRUM

CLOCK , as explained in column 5, lines 53-60, column 6, lines 29-37, and column 7, lines 1-9.),

wherein the control chip picks up the algorithm from an external bus (Figure 3 shows that MODULATOR (M) 20 receives the FREQUENCY MODULATION CONTROL externally, as is further shown in Figure 4 through the inputs S0-S4 which are input from an external source.), and

the electromagnetic interference signal at each frequency are modulated according to a corresponding spread out width (Figure 6 and column 9, lines 26-34 explain that at every frequency in deviation from the center frequency the signal is modulated according the width set as shown in the figure.).

Regarding claim 3, Jennings discloses a control chip for reducing electromagnetic interference (Figure 3 is a block diagram of a SSCG as explained in column 5, lines 46-49.), comprising:

a software phase lock loop built inside the control chip for receiving a clock signal and spreading out the frequency of an electromagnetic interference signal according to an algorithm received from an external bus (Figure 3, which is an SSCG which allows for changes for the output center frequency via software as explained in column 4, lines 50-60, shows that the MODULATOR (M) 20 receives a FREQUENCY MODULATION CONTROL word which programs a frequency, which contributes to the output from the MODULATOR 20 to produce an unfiltered spread spectrum clock and eventually the output SPREAD SPECTRUM CLOCK from the PLL, as explained in column 5, lines 53-

60, column 6, lines 29-37, and column 7, lines 1-9. Figure 3 shows that MODULATOR (M) 20 receives the FREQUENCY MODULATION CONTROL externally, as is further shown in Figure 4 through the inputs S0-S4 which are input from an external source.), wherein the electromagnetic interference signal at each frequency are modulated according to a corresponding spread out width (Figure 6 and column 9, lines 26-34 explain that at every frequency in deviation from the center frequency the signal is modulated according the width set as shown in the figure.); and

a bus coupled to the software phase lock loop for inputting the algorithm (Figure 4 shows the input terminals S0-S4 which are used to input the external FREQUENCY MODULATION CONTROL word, where this external signal would be input from a signal line, i.e. a bus.).

Regarding claim 4, Jennings discloses the control chip of claim 3, wherein the frequency of the electromagnetic interference signal and the spread out width at that frequency is set by the algorithm within the software phase lock loop (Column 5, lines 53-60, column 6, lines 29-37, and column 7, lines 1-9 explain that the FREQUENCY MODULATION CONTROL word is used to produce the output from the modulator 20, which is in turn used to produce the output SPREAD SPECTRUM CLOCK, which means that it sets the frequency and spread out width obtained in Figure 6.).

Regarding claim 5, Jennings discloses an application specific integrated circuit for reducing electromagnetic interference (Figure 3 is a block diagram of a SSCG as explained in column 5, lines 46-49.), comprising:

a first input terminal for receiving a clock signal (Figures 3 and 4 show the reference source input which is explained in column 5, lines 49-53 to be an input clock.); and

a second input terminal for receiving an algorithm from an external bus (Figure 4 shows the input terminals S0-S4 which are used to input the external FREQUENCY MODULATION CONTROL word, where this external signal would be input from a signal line, i.e. a bus.); and

a software phase lock loop coupled to the first input terminal and the second input terminal for spreading out the frequency of an electromagnetic interference signal according to the clock signal and an algorithm (Figure 3, which is an SSCG which allows for changes for the output center frequency via software as explained in column 4, lines 50-60, shows that the MODULATOR (M) 20 receives a FREQUENCY MODULATION CONTROL word which programs a frequency, which contributes to the output from the MODULATOR 20 to produce an unfiltered spread spectrum clock and eventually the output SPREAD SPECTRUM CLOCK from the PLL, as explained in column 5, lines 53-60, column 6, lines 29-37, and column 7, lines 1-9, where the PLL is coupled to the reference source input and the FREQUENCY MODULATION CONTROL word through the accumulator 21 and the modulator 20.).

wherein the electromagnetic interference signal at each frequency are modulated according to a corresponding spread out width (Figure 6 and column 9, lines 26-34 explain that at every frequency in deviation from the center frequency the signal is modulated according the width set as shown in the figure.).

Regarding claim 6, this claim is rejected under the same rationale as claim 4.

Regarding claim 7, Jennings discloses a method of reducing the strength of an electromagnetic interference signal (Figure 3 is a block diagram of a SSCG as explained in column 5, lines 46-49.), comprising the steps of:

receiving an algorithm from an external bus Figure 3 shows that MODULATOR (M) 20 receives the FREQUENCY MODULATION CONTROL externally, as is further shown in Figure 4 through the inputs S0-S4 which are input from an external source.);

determining a specified frequency of the electromagnetic interference signal and a corresponding spread out width at that frequency according to the algorithm (Column 5, lines 53-60, column 6, lines 29-37, and column 7, lines 1-9 explain that the FREQUENCY MODULATION CONTROL word is used to produce the output from the modulator 20, which is in turn used to produce the output SPREAD SPECTRUM CLOCK, which means that it sets the frequency and spread out width obtained in Figure 6.); and

spreading out the electromagnetic interference signal according to the spread out width using the specified frequency as the center of spreading (Figure 6 and column 9,

lines 26-34 explain that at every frequency in deviation from the center frequency the signal is modulated according the width set as shown in the figure.).

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen G. Sherman whose telephone number is (571) 272-2941. The examiner can normally be reached on M-F, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SS

27 December 2006

AMR A. AWAD
SUPERVISORY PATENT EXAMINER

